The design method of general integer and half-integer frequency divider circuits is introduced in this paper. It applies the module and parameterized idea, which can be realized under the FPGA developing platform. According to modifying the specific parameters, it can be applied to the different occasions. The experiment simulation and the result of the apparatus' testing all get good effect. The generality of this design is good. It can be used into the designs of diverse digital circuit systems.
Introduction
In FPGA design, in order to give more generality to design production, parameterized design approach is often adopted during design [1] . What is called parameterization is to design some parameters as variables, in this way we can assign these parameters a value based on need and meet needs of different occasions [2] . By the help of parameterized design philosophy, VHDL hardware description language, schematic diagram input method, and through MAXPLUS II development platform, we use Altera's FPGA device to design and implement a quite general half-integer and integer frequency dividers [3] .
basic principle of frequency divider
In design of digital circuit, clock pulse of all frequencies is often indispensable. If we have to design an oscillating circuit or install a crystal oscillator for every clock pulse, it will both the complicacy and cost of the circuit. So, in practical circuit design, ready-made clock source is often used to obtain desired frequency [4] . Implementing integer frequency division is quite simple, which is often made of counters or counter cascade connection. But implementing half-integer frequency division is more difficult, in this paper the basic design idea is :designing a modulus N counter and a pulse deducting circuit which deduct a Supported by Chongqing Municipal Natural Science Foundation (CSTC, 2006BB2408)) 2011 3rd International Conference on Environmental Science and Information Application Technology (ESIAT 2011) pulse for every N-1 pulse coming, in this way we can get frequency divider of N-0.5. Based on the principle of frequency divider, we set a gated parameter "SEL" for XOR gate and implement the halfinteger or integer frequency division of the circuit by controlling the status of XOR gate and counter, which is as shown in figure 1. When "SEL"=1, it carry out half-integer frequency division, and outclk f = inclk N f 5 . 0 1 ; When "SEL"=0, it carry out integer frequency division, and inclk N outclk f f 1 . Therefore in this program, by just changing values of parameter "N" and "SEL" we can realize different kinds of integer and half-integer frequency dividers. Once N's value is set fixed, it can carry out N or N-0.5 frequency division. But the status of "SEL" determines which kind of frequency division it is: when "SEL"=0, it's N ; when "SEL"=1, it's N-0.5. The range of values of "N" is 1-255, so it can implement from 1.5, 2, 2.5……254.5, 255 which are totally 508 kinds of frequency division circuit. If we increase the count width of modulus N counter, we may get more kinds of frequency division circuit that the total number can double for every digit added. But certainly, bigger count digit capacity means more resource and expense, so it's not recommended to increase digit capacity blindly [5] . Fig.1 The schematic diagram of integer and half-integer frequency dividers
Unit Module and Top Layer Design
It can be learnt from the schematic diagram, this design need three modules: XOR gate control circuit, modulus N counter and 2 frequency dividing circuit. Three modules connecting together according to some patterns are half-integer and integer frequency dividers. In this design, XOR gate control circuit and modulus N counter adopt VHDL hardware description language input mode; 2 frequency dividing circuit adopts very common D trigger based on 2 frequency dividing circuit; top layer design adopts schematic diagram input method. [6] 
XOR gate control circuit
The following is the VHDL program design of XOR gate control circuit. SEL is parameterized, when it=0, b a c , and circuit implement half-integer frequency division; When it=1, c=b, and circuit implement integer frequency division. Source program is as follow [7] : library ieee; use ieee.std_logic_1164.all; entity half_integer_select is generic ( SEL: integer:=1 ); --the value of sel may be 0 or 1 port( a :in std_logic; b :in std_logic; c :out std_logic ); end half_integer_select; architecture behave of half_integer_select is outclk XOR gate modulus N counter 2 frequency divider sel inclk outclk begin process begin if(sel=1) then c<=(a xor b); else c<=b; end if; end process; end behave;
Modulus N counter circuit
Modulus N Counter consists of three inputs which are reset terminal "reset", counter enable terminal "en", clock terminal "clk", and an output which is "count_msb". Output "count_msb" is the most significant digit of N counter output signal "count", it equals to certain digit of "count" according to N's value. Source program is as follow: library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; use ieee.std_logic_arith.all; entity counter_n is generic ( N: integer:=12 ); --the value of N may be integer which is from 2 to 256 port(clk,reset,en:in std_logic; count_msb :out std_logic ); end counter_n; architecture behavior of counter_n is signal count:std_logic_vector(7 downto 0); begin counter:process(reset,clk) begin if reset='1' then count<=(others=>'0'); else if(clk 'event and clk='1')then if(en='1')then if(count=conv_std_logic_vector((n-1),8))then count<=(others=>'0'); else count<=count+1; end if; end if; end if; end if; end process counter; msb_select:process begin if(n<=4) then count_msb<=count(1); elsif(n<=8) then count_msb<=count(2); elsif(n<=16) then count_msb<=count(3); elsif(n<=32) then count_msb<=count(4); elsif(n<=64) then count_msb<=count(5); elsif(n<=128) then count_msb<=count(6); elsif(n<=256) then count_msb<=count (7); end if; end process msb_select; end behavior; In this program N=12, and its simulation waveform is as shown in figure 2 . So we can see the count range of "count" is 0-11 which meet the needs of decimal-binary counter and output "count_msb" is count(3)which is the most significant digit of count. Different simulation waveform can be obtained by changing the value of "N", for example: if "N"=17,then the count range of "count" is 0-16, "count_msb" is count(4)which is the most significant digit of count. Fig.2 The simulation waveform of modulus N counter
Top layer design
According to schematic diagram's connection relationship, we use graphic input method to connect each module which is as shown in figure 3 . In this design, parameter "N" and "SEL" equal to 12 and 1 respectively to actualize half-integer frequency division of 11.5. As shown in figure 4 , "outclk" is 11.5 frequency division of "inclk", "outclk_1" is 23 frequency division of "inclk"; If N remain constant when parameters are assigned values, that N=12, then letting SEL=0 can bring us integer frequency division of 12. As shown in figure 5 , "outclk" is 12 frequency division of "inclk", "outclk_1" is 24 frequency division of "inclk". Thus the frequency relationship of input and output can be adjusted by changing internal parameter "N" and "SEL" and then achieve frequency division of 1.5-255 easily [8] . N=2 3--255 more than 508 clock frequencies through frequency division, that the lowest can reach 23.5KHZ. On the other hand,"outclk_1" is the two frequency division of "outclk", that the lowest frequency reaches 11.75KHZ. Only changing values of parameter "N" and "SEL" we can have integer and half-integer frequency dividers, so it's very convenient to use this method.
